OIPE JC17
OCT 22 2002
PATENT & TRADEMARK OFFICE

MARKED UP COPY OF AMENDMENT PURSUANT TO 37 CFR § 1.121 (b)(1)(iii)

Page 1, line 1 to page 1, line 7.

BACKGROUND [OF THE INVENTION]

[Field of the Invention]

The [invention] disclosure relates to audio connectors, and more particularly to an apparatus and method for significantly reducing spurious noise coupled onto one audio input/output ("I/O") connector and preventing such spurious noise from interfering with a signal from another audio I/O connector.

[Description of the Related Art]

Page 3, line 15 to page 3, line 22.

SUMMARY [OF THE INVENTION]

The present [invention] disclosure relates to a method of dynamically disabling a primary audio I/O connector when a device is connected to a secondary audio I/O connector and locating the disablement point to significantly reduce any spurious noise coupled onto the primary audio I/O connector and its associated electrical components and cabling. In one embodiment, a transistor disables a primary audio I/O connector by pulling it to a zero voltage level when a device is coupled to [an] a secondary audio I/O connector.

Page 4, line 1 to page 4, line 6.

One advantage of the present [invention] disclosure is that transistors are relatively inexpensive electronic components and can be purchased singly. Another advantage [of the present invention] is that a transistor provides a low resistance from the primary audio cable to ground, ensuring that the cable is thoroughly grounded and significantly reducing the interference coupled onto the primary audio I/O connector and its associated electrical components and cabling.

Page 4, line 10 to page 4, line 21.

BRIEF DESCRIPTION OF THE DRAWINGS

The present [invention] disclosure may be better understood, and its numerous objects, features, and advantages made apparent to those skilled in the art, by referencing the accompanying drawings.

Figure 1 is a block diagram of a typical computer system with which the present [invention] disclosure may be used.

Figure 2 is a functional block diagram of an exemplary computer audio circuit [with which the present invention can be used,] including an embodiment of the present [invention] disclosure.

Figure 3 is a circuit diagram of an exemplary computer audio circuit [with which the present invention can be used,] including an embodiment of the present [invention] disclosure.

Page 5, line 1 to page 5, line 4.

DESCRIPTION [OF THE PREFERRED EMBODIMENT(S)]

The following sets forth a detailed description of a mode for carrying out [the invention. The description is intended to be] illustrative embodiments of the [invention] disclosure and should not be taken to be limiting.

Page 6, line 17 to page 6, line 27.

In the present [invention] disclosure, a transistor may be conceptualized as having a control terminal that controls the flow of current between a first current handling terminal and a second current handling terminal. An appropriate condition on the control terminal causes a current to flow from/to the first current handling terminal and to/from the second current handling terminal. In a bipolar NPN transistor, the first current handling terminal is the collector, the control terminal is the base, and the second current handling terminal is the emitter. A sufficient current into the base causes a collector-to-emitter current to flow. In a bipolar PNP transistor, the first current handling terminal is the emitter, the control terminal is the base, and the second current handling terminal is the collector. A current exiting the base causes an emitter-to-collector current to flow.

Page 8, line 4 to page 8, line 13.

Referring to Figure 3, a circuit diagram of a circuit 300, an exemplary computer audio circuit with two inputs, is shown. Circuit 300 comprises disabling device 210 and circuit element 227, which, taken together, represent a second embodiment of the present [invention] disclosure. Disabling device 210 comprises circuit element 212 and FET 211 where the drain is coupled to primary audio input

coupling 250, the source is coupled to ground, and the gate is coupled to primary audio input disable signal coupling 213. Filter circuit 220 comprises circuit elements 221, 222, 223, 224, 225, 226 and 228. Inverting amplifier 230 comprises circuit elements 231, 232, 233[,] and 234, and operational amplifier 235. Integrating filter 240 comprises circuit elements 236, 241, 242, 243, 244[,] and 280, and operational amplifier 245.

Page 12, line 1 to page 12, line 14.

ABSTRACT OF THE DISCLOSURE

An apparatus and method are presented for dynamically disabling a first audio input/output ("I/O") connector when an audio I/O device is coupled to a second audio I/O connector, locating the disablement point to reduce significantly any spurious noise coupled onto the primary audio I/O connector and its associated electrical components and cabling. An advantage [of the present invention] is that it can be implemented with components that provide low resistance from the first audio I/O connector to ground, thoroughly grounding, and significantly reducing spurious noise coupled onto, the first audio I/O connector and associated electronics and cabling. This invention therefore also significantly reduces the spurious noise processed with, and therefore interfering with, the signal associated with a device coupled to a second audio I/O connector, significantly increasing the quality of the input or output signal from that secondary device. Another advantage [of the present invention] is that the components required are relatively inexpensive and can be purchased in single units.

PATENT
Docket Number: 16356.739 (DC-02368)
Customer No.: 000027683

REMARKS

Minor changes have been made to the specification. Claims 1-16 remain in the application.

Entry of this amendment to the specification prior to Examination is courteously solicited.

No new matter is added by the amendments herein.

Respectfully submitted,

James R. Bell
Registration No. 26,528

Dated: 10-15-02

HAYNES AND BOONE, L.L.P.
901 Main Street, Suite 3100
Dallas, Texas 75202-3789
Telephone: 512/867-8407
Facsimile: 512/867-8470

A-139548.1

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Commissioner For Patents, Washington, D.C. 20231

on 10/15/02
Date

Signature

Nishi Pasarya
Typed or Printed name of person signing Certificate